Sheet <u>1</u> of <u>1</u> .

FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY, DOCKET NO. 120073.415D1			APPLICATION NO.			
INF	ORM.	ATION DISCLOSUI	ION DISCLOSURE STATEMENT Use several sheets if necessary)			APPLICANTS Michael R. Buckmaster et al.					
		(Use several sheets if ne				FILING DATE GRO July 25, 2001		ROUP ART UNIT		Jepse 4.8.	
			U.S.	PATENT	DOCUMENTS					Je	
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CL	es	SUBCLASS	FILING DATE IF APPROPRIATE		
	AA										
	AB										
	AC					<u> </u>	_	· 			
	ΑĐ										
	ΑE										
	AF										
	AG										
	АH							•			
	ΑI										
	LΑ										
			FOREI	GN PATEN	NT DOCUMENTS						
		DOCUMENT NUMBER				COUNTRY				LATION NO	
	AK					•					
	AL		·								
		OTHE	R PRIOR A	RT (Including	Author Title Date Pertinen	t Pages Fic)				
\bigcap	OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) Manku et al., "Circuit Partitioning with Partial Order for Mixed Simulation Emul									 [
XG			Environment," Sixth IEEE International Workshop on Rapid System Prototyping, pp. 201-								
RG			207. June 1995. Borgatti et al., "A Smoothly Upgradable Approach to Virtual Emulation of HW/SW								
	AN		Systems," Proceedings of the Seventh International Workshop on Rapid System								
			Prototyping, pp. 83-88. June 1996.								
KG.	AO		Bauer et al., "Hardware/Software Co-Simulation in a VHDL-based Test Bench Approach,"								
2 G	AP		IEEE Proceedings of the 34th Design Automation Conference, pp. 774-779. June 1996. Berger et al., "Co-Verification Handles More Complex Embedded Systems," Electronic								
		•	Design, pp. 96-104. September 15, 1997.								
EXAMINE	\neq	uss S	u II		DATE CONSIDERE	^D 3/3	30/	05			
* EXAMINI		Initial if reference consider conformance and not consi	ed, whether or no	t criteria is in cor	nformance with MPEP 609. I	Draw line the	ough cit	ation if not in			